More processors on SoCs means more sophisticated cache control. This article describes formal techniques for verifying cache coherency for the ARM AMBA AXI Coherency Extensions (ACE) protocol. Fig 1.
ARM's new AMBA 4 interface and protocol specification features the AMBA 4 AXI Coherency Extensions (ACE). It enables system level cache coherency and memory barriers ensure optimal instruction ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results